## Serial EEPROM Series Standard EEPROM

## SPI BUS EEPROM

## BR25G1M-3

## General Description

BR25G1M-3 is a 1Mbit Serial EEPROM of SPI BUS Interface.

## Features

- High Speed Clock Action up to 10 MHz (Max)
- Wait Function by HOLDB Terminal
- Part or Whole of Memory Arrays Settable as Read only Memory Area by Program
■ 1.8 V to 5.5 V Single Power Source Operation Most Suitable for Battery Use.
- Up to 256 Bytes in Page Write Mode.
- For SPI Bus Interface (CPOL, CPHA) $=(0,0),(1,1)$
- Self-timed Programming Cycle
- Low Current Consumption
$>$ At Write Action (5V) $\quad: 0.7 \mathrm{~mA}$ (Typ)
$>$ At Read Action (5V) : 2.4 mA (Typ)
$>$ At Standby Action (5V) : $0.1 \mu \mathrm{~A}$ (Typ)
- Address Auto Increment Function at Read Action
- Prevention of Write Mistake
> Write Prohibition at Power On
> Write Prohibition by Command Code (WRDI)
> Write Prohibition by WPB Pin
> Write Prohibition Block Setting by Status Registers (BP1, BPO)
> Prevention of Write Mistake at Low Voltage
- More than 100 years Data Retention.
- More than 1 Million Write Cycles.
- Bit Format $128 \mathrm{~K} \times 8$
- Initial Delivery Data Memory Array: FFh Status Register: WPEN, BP1, BP0 : 0

Packages W (Typ) $\times \mathrm{D}($ Typ $) \times \mathrm{H}($ Max $)$


SOP8
$5.00 \mathrm{~mm} \times 6.20 \mathrm{~mm} \times 1.71 \mathrm{~mm}$


SOP- J8
$4.90 \mathrm{~mm} \times 6.00 \mathrm{~mm} \times 1.65 \mathrm{~mm}$

Figure 1.

Absolute Maximum Ratings $\left(\mathrm{Ta}=25^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Ratings | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | $V_{\text {cc }}$ | -0.3 to +6.5 | V |  |
| Power Dissipation. | Pd | 0.45 (SOP8) | W | When using at $\mathrm{Ta}=25^{\circ} \mathrm{C}$ or higher 4.5 mW to be reduced per $1^{\circ} \mathrm{C}$. |
|  |  | 0.45 (SOP-J8) |  | When using at $\mathrm{Ta}=25^{\circ} \mathrm{C}$ or higher 4.5 mW to be reduced per $1^{\circ} \mathrm{C}$. |
| Storage Temperature | Tstg | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |  |
| Operating Temperature | Topr | - 40 to +85 | ${ }^{\circ} \mathrm{C}$ |  |
| Input Voltage / Output Voltage | - | - 0.3 to Vcc+1.0 | V | The Max value of Input Voltage/Output Voltage is not over 6.5V. When the pulse width is 50 ns or less, the Min value of Input Voltage/Output Voltage is not under -1.0V. |
| Junction Temperature | Tjmax | 150 | ${ }^{\circ} \mathrm{C}$ | Junction temperature at the storage condition |
| Electrostatic discharge voltage (human body model) | $\mathrm{V}_{\mathrm{ESD}}$ | -4000 to +4000 | V |  |

Caution: Operating the IC over the absolute maximum ratings may damage the IC. The damage can either be a short circuit between pins or an open circuit between pins and the internal circuitry. Therefore, it is important to consider circuit protection measures, such as adding a fuse, in case the IC is operated over the absolute maximum ratings.

Memory Cell Characteristics ( $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{Vcc}=1.8 \mathrm{~V}$ to 5.5 V )

| Parameter | Limits |  | Unit |  |
| :--- | :---: | :---: | :---: | :---: |
|  | Min | Typ |  |  |
| Write Cycles ${ }^{\text {(Note) }}$ | $1,000,000$ | - | - | Times |
| Data Retention |  |  |  |  |

(Note1) Not 100\% TESTED
Recommended Operating Ratings

| Parameter | Symbol | Ratings | Unit |
| :--- | :---: | :---: | :---: |
| Power Source Voltage | $\mathrm{Vcc}^{2}$ | 1.8 to 5.5 | V |
| Input Voltage | $\mathrm{V}_{\mathrm{IN}}$ | 0 to Vcc |  |

Input / Output Capacity ( $\mathrm{Ta}=25^{\circ} \mathrm{C}$, frequency $=5 \mathrm{MHz}$ )

| Parameter | Symbol | Min | Max | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input Capacity ${ }^{\text {(Note1) }}$ | $\mathrm{C}_{\text {IN }}$ | - | 8 | pF | $\mathrm{V}_{\text {IN }}=$ GND |
| Output Capacity ${ }^{\text {(Note1) }}$ | Cout | - | 8 |  | $\mathrm{V}_{\text {OUT }}=\mathrm{GND}$ |

(Note1) Not 100\% TESTED.

DC Characteristics (Unless otherwise specified, $\mathrm{Ta}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{Vcc}=1.8 \mathrm{~V}$ to 5.5 V )

| Parameter | Symbol | Limits |  |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |  |
| Input High Voltage1 | $\mathrm{V}_{\mathrm{H} 1}$ | $0.7 \times \mathrm{Vcc}$ | - | Vcc+1.0 | V | $1.8 \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ |
| Input Low Voltage1 | $\mathrm{V}_{\text {IL1 }}$ | $-0.3{ }^{\text {(Note1) }}$ | - | $0.3 \times \mathrm{Vcc}$ | V | $1.8 \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ |
| Output Low Voltage1 | $\mathrm{V}_{\text {OL1 }}$ | 0 | - | 0.4 | V | $\mathrm{l}_{\mathrm{OL}}=3.0 \mathrm{~mA}, 2.5 \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ |
| Output Low Voltage2 | $\mathrm{V}_{\mathrm{OL} 2}$ | 0 | - | 0.2 | V | $\mathrm{l}_{\mathrm{OL}}=1.0 \mathrm{~mA}, 1.8 \leq \mathrm{Vcc}<2.5 \mathrm{~V}$ |
| Output High Voltage1 | $\mathrm{V}_{\mathrm{OH} 1}$ | Vcc-0.2 | - | Vcc | V | $\mathrm{l}_{\mathrm{OH}}=-2.0 \mathrm{~mA}, 2.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ |
| Output High Voltage2 | $\mathrm{V}_{\mathrm{OH} 2}$ | Vcc-0.2 | - | Vcc | V | $\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}, 1.8 \leq \mathrm{Vcc}<2.5 \mathrm{~V}$ |
| Input Leakage Current | $\mathrm{I}_{\text {LI }}$ | - 1 | - | 1 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=0$ to Vcc |
| Output Leakage Current | lıO | -1 | - | 1 | $\mu \mathrm{A}$ | V ${ }_{\text {OUt }}=0$ to Vcc, CSB=Vcc |
| Supply Current (Write) | $\mathrm{ICC1}$ | - | - | 3 | mA | $\mathrm{Vcc}=1.8 \mathrm{~V}, \mathrm{f}_{\mathrm{SC}}=3 \mathrm{MHz}, \mathrm{t}_{\mathrm{E} / \mathrm{w}}=5 \mathrm{~ms}$ Byte Write, Page Write, Write Status Register |
|  | $\mathrm{I}_{\mathrm{CC} 2}$ | - | - | 3 | mA | $\mathrm{Vcc}=2.5 \mathrm{~V}, \mathrm{f}_{\mathrm{SCK}}=5 \mathrm{MHz}, \mathrm{t}_{\mathrm{E}}=5 \mathrm{~ms}$ Byte Write, Page Write, Write Status Register |
|  | ICC3 | - | - | 3 | mA | Vcc=5.5V, $\mathrm{f}_{\mathrm{SCK}}=10 \mathrm{MHz}, \mathrm{t}_{\mathrm{E} N}=5 \mathrm{~ms}$ Byte Write, Page Write, Write Status Register |
| Supply Current (Read) | $\mathrm{I}_{\mathrm{CC} 4}$ | - | - | 0.7 | mA | $\mathrm{Vcc}=1.8 \mathrm{~V}, \mathrm{f}_{\mathrm{sck}}=5 \mathrm{MHz}, \mathrm{SO}=\mathrm{OPEN}$ Read, Read Status Register |
|  | $I_{\text {CC5 }}$ | - | - | 1 | mA | Vcc=2.5V, $\mathrm{f}_{\mathrm{sck}}=5 \mathrm{MHz}, \mathrm{SO}=\mathrm{OPEN}$ Read, Read Status Register |
|  | Icc6 | - | - | 3 | mA | $\mathrm{Vcc}=5.5 \mathrm{~V}, \mathrm{f}_{\mathrm{sck}}=5 \mathrm{MHz}, \mathrm{SO}=\mathrm{OPEN}$ Read, Read Status Register |
|  | ICC7 | - | - | 4 | mA | $\mathrm{Vcc}=5.5 \mathrm{~V}, \mathrm{f}_{\mathrm{Sck}}=10 \mathrm{MHz}, \mathrm{SO}=\mathrm{OPEN}$ Read, Read Status Register |
| Standby Current | $I_{\text {SB }}$ | - | - | 1 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{Vcc}=5.5 \mathrm{~V}, \mathrm{SO}=\mathrm{OPEN} \\ & \mathrm{CSB}=\mathrm{HOLDB}=\mathrm{WPB}=\mathrm{Vcc}, \mathrm{SCK}=\mathrm{SI}=\mathrm{Vcc} \text { or } \mathrm{GND} \end{aligned}$ |

(Note1) When the pulse width is 50 ns or less, it is -1.0 V .

AC Characteristics ( $\mathrm{Ta}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise specified, load capacity $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ )

| Parameter | Symbol | $1.8 \leq \mathrm{Vcc} 55.5 \mathrm{~V}$ |  |  | $2.5 \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ |  |  | $4.5 \leq \mathrm{Vcc} 55.5 \mathrm{~V}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| SCK Frequency | $\mathrm{f}_{\text {SCK }}$ | 0.01 | - | 3 | 0.01 | - | 5 | 0.01 | - | 10 | MHz |
| SCK High Time | $\mathrm{t}_{\text {SCKW }}$ | 125 | - | - | 80 | - | - | 40 | - | - | ns |
| SCK Low Time | $\mathrm{t}_{\text {SCKWL }}$ | 125 | - | - | 80 | - | - | 40 | - | - | ns |
| CSB High Time | tcs | 90 | - | - | 40 | - | - | 20 | - | - | ns |
| CSB Setup Time | tcss | 60 | - | - | 30 | - | - | 15 | - | - | ns |
| CSB Hold Time | $\mathrm{t}_{\text {CSH }}$ | 60 | - | - | 30 | - | - | 15 | - | - | ns |
| SCK Setup Time | $\mathrm{t}_{\text {SCKS }}$ | 50 | - | - | 20 | - | - | 15 | - | - | ns |
| SCK Hold Time | tsCKH | 50 | - | - | 20 | - | - | 15 | - | - | ns |
| SI Setup Time | $\mathrm{t}_{\text {DIS }}$ | 20 | - | - | 10 | - | - | 5 | - | - | ns |
| SI Hold Time | $t_{\text {DIH }}$ | 20 | - | - | 10 | - | - | 5 | - | - | ns |
| Data Output Delay Time | tPD | - | - | 125 | - | - | 70 | - | - | 40 | ns |
| Output Hold Time | toh | 0 | - | - | 0 | - | - | 0 | - | - | ns |
| Output Disable Time | $\mathrm{t}_{\mathrm{O}}$ | - | - | 80 | - | - | 40 | - | - | 25 | ns |
| HOLDB Setting Setup Time | $\mathrm{t}_{\text {HFS }}$ | 0 | - | - | 0 | - | - | 0 | - | - | ns |
| HOLDB Setting Hold Time | $\mathrm{t}_{\mathrm{HFH}}$ | 20 | - | - | 20 | - | - | 10 | - | - | ns |
| HOLDB Release Setup Time | tHRS | 0 | - | - | 0 | - | - | 0 | - | - | ns |
| HOLDB Release Hold Time | thRH | 20 | - | - | 20 | - | - | 10 | - | - | ns |
| Time from HOLDB to Output High-Z | $\mathrm{t}_{\mathrm{HOZ}}$ | - | - | 80 | - | - | 40 | - | - | 25 | ns |
| Time from HOLDB to Output change | $t_{\text {HPD }}$ | - | - | 80 | - | - | 40 | - | - | 20 | ns |
| SCK Rise Time ${ }^{\text {(Note]) }}$ | $t_{\text {RC }}$ | - | - | 2 | - | - | 2 | - | - | 2 | $\mu \mathrm{s}$ |
| SCK Fall Time ${ }^{\text {(Note1) }}$ | $\mathrm{t}_{\mathrm{FC}}$ | - | - | 2 | - | - | 2 | - | - | 2 | $\mu \mathrm{S}$ |
| OUTPUT Rise Time ${ }^{\text {(Note1) }}$ | $\mathrm{t}_{\mathrm{RO}}$ | - | - | 40 | - | - | 40 | - | - | 20 | ns |
| OUTPUT Fall Time ${ }^{\text {(Note1) }}$ | $\mathrm{t}_{\mathrm{FO}}$ | - | - | 40 | - | - | 40 | - | - | 20 | ns |
| Write Cycle Time | $t_{\text {E/ }}$ | - | - | 5 | - | - | 5 | - | - | 5 | ms |

(Note1) NOT 100\% TESTED

## AC Timing Characteristics Conditions

| Parameter | Symbol | Limits |  |  | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Load Capacity | $\mathrm{C}_{\mathrm{L}}$ | - | - | 30 | pF |
| Input Voltage | - | $0.2 \mathrm{Vcc} / 0.8 \mathrm{Vcc}$ |  | V |  |
| Input / Output Judgment Voltage | - | $0.3 \mathrm{Vcc} / 0.7 \mathrm{Vcc}$ |  |  | V |

Input / output capacity $\left(\mathrm{Ta}=25^{\circ} \mathrm{C}\right.$, frequency $=5 \mathrm{MHz}$ )

| Parameter | Symbol | Min | Max | Unit | Conditions |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input Capacity $^{\text {(Note1) }}$ | $\mathrm{C}_{\mathrm{IN}}$ | - | 8 | pF | $\mathrm{V}_{\text {IN }}=\mathrm{GND}$ |
|  | Output Capacity $^{\text {(Note1) }}$ | $\mathrm{C}_{\text {OUT }}$ | - |  |  |
| $\mathrm{~V}_{\text {OUT }}=\mathrm{GND}$ |  |  |  |  |

(Note1) NOT 100\% TESTED

## Serial Input / Output Timing



Figure 2-(a). Input timing
SI is taken into IC inside in sync with data rise edge of SCK. Input address and data from the most significant bit MSB


Figure 2-(b). Input / Output timing
SO is output in sync with data fall edge of SCK. Data is output from the most significant bit MSB.


Figure 2-(c). HOLD timing

## Block Diagram



Figure 3. Block Diagram

## Pin Configuration



Figure 4. Pin Configuration

## Pin Descriptions

| Terminal <br> name | Input <br> /Output | Function |
| :---: | :---: | :--- |
| Vcc | - | Power source to be connected |
| GND | - | All input / output reference voltage, OV |
| CSB | Input | Chip select input |
| SCK | Input | Serial clock input |
| SI | Input | Ope code, address, and serial data input |
| SO | Output | Serial data output |
| HOLDB | Input | Hold input <br> Command communications may be suspended <br> temporarily (HOLD status) |
| WPB | Input | Write protect input <br> Write status register command is prohibited |

## Typical Performance Curves

(The following characteristic data are Typ Values.)


Figure 5. Input High Voltage1 vs Supply Voltage (CSB,SCK,SI,HOLDB,WPB)


Figure 7. Output Low Voltage1 vs Output Current (Vcc=2.5V)


Figure 6. Input Low Voltage1 vs Supply Voltage (CSB,SCK,SI,HOLDB,WPB)


Figure 8. Output Low Voltage2 vs Output Current (Vcc=1.8V)

Typical Performance Curves - Continued


Figure 9. Output High Voltage1 vs Output Current (Vcc=2.5V)


Figure 11. Input Leakage Current vs Supply Voltage (CSB,SCK,SI,HOLDB,WPB)


Figure 10. Output High Voltage2 vs Output Current (Vcc=1.8V)


Figure 12. Output Leakage Current vs Supply Voltage (SO)


Figure 13. Supply Current (Write) vs Supply Voltage (fSCK=3MHz)


Figure 15. Supply Current (Write) vs Supply Voltage (fSCK=10MHz)


Figure 14. Supply Current (Write) vs Supply Voltage (fSCK=5MHz)


Vcc [V]
Figure 16. Supply Current (Read) vs Supply Voltage (fSCK=3MHz)

## Typical Performance Curves - Continued



Figure 17. Supply Current (Read) vs Supply Voltage (fSCK=5MHz)


Figure 19. Standby Current vs Supply Voltage


Figure 18. Supply Current (Read) vs Supply Voltage (fSCK=10MHz)


Figure 20. SCK Frequency vs Supply Voltage


Figure 21. SCK High Time vs Supply Voltage


Figure 23. CSB High Time vs Supply Voltage


Figure 22. SCK Low Time vs Supply Voltage


Figure 24. CSB Setup Time vs Supply Voltage

$\mathrm{Vcc}[\mathrm{V}]$
Figure 25. CSB Hold Time vs Supply Voltage


Figure 27. SI Hold Time vs Supply Voltage


Vcc [V]
Figure 26. SI Setup Time vs Supply Voltage


Figure 28. Data Output Delay Time vs Supply Voltage

## Typical Performance Curves - Continued



Figure 29. Output Disable Time vs Supply Voltage


Figure 31. HOLDB Release Hold Time vs Supply Voltage


Figure 30. HOLDB Setting Hold Time vs Supply Voltage


Figure 32. Time from HOLDB to Output High-Z vs Supply Voltage

Typical Performance Curves - Continued


Figure 33. Time from HOLDB to Output change vs Supply Voltage


Figure 35. OUTPUT Fall Time vs Supply Voltage


Figure 34. OUTPUT Rise Time vs Supply Voltage


Figure 36. Write Cycle Time vs Supply Voltage

## Features

1. Status Registers

This IC has status register. The status register expresses the following parameters of 8 bits.
BPO and BP1 can be set by write status register command. These 2 bits are memorized into the EEPROM, therefore are valid even when power source is turned off.
Rewrite characteristics and data hold time are same as characteristics of the EEPROM.
WEN can be set by write enable command and write disable command. WEN becomes write disable status when power source is turned off. R/B is for write confirmation, therefore cannot be set externally.
The value of status register can be read by read status register command.
(1)

| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WPEN | 0 | 0 | 0 | BP1 | BP0 | WEN | $\bar{R} / B$ |


| bit | Memory <br> location | Function |
| :---: | :---: | :---: |
| WPEN | EEPROM | WPB pin enable $/$ disable designation bit <br> WPEN $=0=$ invalid <br> WPEN $=1=$ valid |
| BP1 <br> BP0 | EEPROM | EEPROM write disable block designation bit |

(2) Write Disable Block Setting

| BP1 | BP0 | Write disable block |
| :---: | :---: | :---: |
| 0 | 0 | None |
| 0 | 1 | $18000 \mathrm{~h}-1$ FFFFh |
| 1 | 0 | $10000 \mathrm{~h}-1$ FFFFh |
| 1 | 1 | 00000 h -1FFFFh |

2. WPB Pin

By setting WPB=LOW, write command is prohibited. And the write command to be disabled at this moment is WRSR. However, when write cycle is in execution, no interruption can be made.

| WRSR | WRITE |
| :---: | :---: |
| Prohibition possible <br> but WPEN bit "1" | Prohibition <br> impossible |

3. HOLDB Pin

By HOLDB pin, data transfer can be interrupted. When SCK="0", by making HOLDB from "1" into"0", data transfer to EEPROM is interrupted. When SCK = " 0 ", by making HOLDB from " 0 " into " 1 ", data transfer is restarted.

## Command Mode

| Command | Contents | Ope code |  |
| :---: | :--- | :---: | :---: |
|  | Write Enable Command | 0000 | 0110 |
| WRDI | Write Disable Command | 0000 | 0100 |
| READ | Read Command | 0000 | 0011 |
| WRITE | Write Command | 0000 | 0010 |
| RDSR | Read Status Register Command | 0000 | 0101 |
| WRSR | Write Status Register Command | 0000 | 0001 |

## Timing Chart

1. Write Enable (WREN) / Disable (WRDI) Command

WREN (WRITE ENABLE): Write enable


WRDI (WRITE DISABLE): Write disable


Figure 38. Write disable command

Figure 37. Write enable command
This IC has write enable status and write disable status. It is set to write enable status by write enable command, and it is set to write disable status by write disable command. As for these commands, set CSB LOW, and then input the respective ope codes. The respective commands are accepted at the 7 -th clock rise. Even with input over 7 clocks, command becomes valid.
When to carry out write command, it is necessary to set write enable status by the write enable command. If write command is input in the write disable status, the command is cancelled. And even in the write enable status, once write command is executed, it gets in the write disable status. After power on, this IC is in write disable status.
2. Read Command (READ)


Figure 39. Read command
By read command, data of EEPROM can be read. As for this command, set CSB LOW, then input address after read ope code. EEPROM starts data output of the designated address. Data output is started from SCK fall of 31 -th clock, and from D7 to D0 sequentially. This IC has increment read function. After output of data for 1 byte (8bits), by continuing input of SCK, data of the next address can be read. Increment read can read all the addresses of EEPROM. After reading data of the most significant address, by continuing increment read, data of the most insignificant address is read.
3. Write Command (WRITE)

CSB

SI


SO
HIGH-Z

\author{

* : Don't Care
}

Figure 40. Write command

By write command, data of EEPROM can be written. As for this command, set CSB LOW, then input address and data after write ope code. Then, by making CSB HIGH, the EEPROM starts writing. The write time of EEPROM requires time of $\mathrm{t}_{\mathrm{EN}}$ (Max 5 ms ). During $\mathrm{t}_{\mathrm{EN}}$, other than read status register command is not accepted. Set CSB HIGH between taking the last data (D0) and rising the next SCK clock. At the other timing, write command is not executed, and this write command is cancelled. This IC has page write function, and after input of data for 1 byte ( 8 bits), by continuing data input without setting CSB HIGH, 2byte or more data can be written for one $t_{E / W}$. Up to 256 arbitrary bytes can be written. In page write, the insignificant 8 bit of the designated address is incremented internally at every time when data of 1 byte is input and data is written to respective addresses. When data of the maximum bytes or higher is input, address rolls over, and previously input data is overwritten.

## 4. Write Status Register, Read Status Register Command (WRSR/RDSR)



Figure 41. Write status register

Write status register command can write data of status register. The data can be written by this command are 3 bits, that is, WPEN (bit7), BP1 (bit3) and BP0 (bit2) among 8 bits of status register. By BP1 and BP0, write disable block of EEPROM can be set. As for this command, set CSB LOW, and input ope code of write status register, and input data. Then, by making CSB HIGH, EEPROM starts writing. Write time requires time of $t_{E N}$ as same as write. As for CSB rise, set CSB HIGH between taking the last data bit (bit0) and the next SCK clock rising. At the other timing, command is cancelled. Write disable block is determined by BP1 BP0, and the block can be selected from $1 / 4,1 / 2$, and entire of memory array (Refer to the write disable block setting table.). To the write disabled block, write cannot be made, and only read can be made.


Figure 42. Read status register command

## WPB Cancel Valid Area

WPB is normally fixed to " H " or " L " for use, but when WPB is controlled so as to cancel write status register command, pay attention to the following WPB valid timing.
While write status register command is executed, by setting WPB = " L " in cancel valid area, command can be cancelled. The area from command ope code to CSB rise at internal automatic write start becomes the cancel valid area. However, once write is started, by any input write cycle cannot be cancelled. WPB input becomes Don't Care, and cancellation becomes invalid.


Figure 43. WPB valid timing (At inputting WRSR command)

## HOLDB Pin

By HOLDB pin, command communication can be stopped temporarily (HOLD status). The command communications are carried out when the HOLDB pin is HIGH. To get in HOLD status, at command communication, when SCK=LOW, set the HOLDB pin LOW. At HOLD status, SCK and SI become Don't Care, and SO becomes high impedance (High-Z). To release the HOLD status, set the HOLDB pin HIGH when SCK=LOW. After that, communication can be restarted from the point before the HOLD status. For example, when HOLD status is made after A5 address input at read, after release of HOLD status, by starting A4 address input, read can be restarted. When in HOLD status, keep CSB LOW. When it is set CSB=HIGH in HOLD status, the IC is reset, therefore communication after that cannot be restarted.

## Method to Cancel Each Command

## 1. READ, RDSR

- Method to cancel : cancel by CSB = "H".

| Ope code | Address | Data |
| :---: | :---: | :---: |
| 8 bits | 24 bits | 8 bits |

Figure 44. READ cancel valid timing
2. WRITE, PAGE WRITE
a : Ope code or address input area
Cancellation is available by CSB="H".
b : Data input area (D7 to D1 input area)
Cancellation is available by CSB="H".
c : Data input area (D0 area)
In this area, cancellation is not available.
When CSB is set HIGH, write starts.
$\mathrm{d}: \mathrm{t}_{\text {Ew }}$ area
In the area c , by rising CSB, write starts.
While writing, by any input, cancellation cannot be made.


Figure 45. RDSR cancel valid timing

| Ope code | Address | Data | tEN |
| :---: | :---: | :---: | :---: |
| 8bits | 24bits | 8bits |  |
|  | $\mathrm{b} \longrightarrow$ |  |  |



Figure 46. WRITE cancel valid timing

Note1) If Vcc is made OFF during write execution, designated address data is not guaranteed, therefore write it once again.
Note2) If CSB is rised at the same timing as that of the SCK rise, write execution / cancel becomes unstable, therefore, it is recommended to rise in SCK = "L" area. As for SCK rise, assure timing of $\mathrm{t}_{\mathrm{Css}} / \mathrm{t}_{\mathrm{CSH}}$ or more.
3. WRSR
a : From ope code to 15 -th clock rise Cancellation is available by CSB=" H ".
b : From 15 -th clock rise to 16 -th clock rise (write enable area) In this area, cancellation is not available by CSB="H". When CSB is set HIGH, write starts using CSB.
c: After 16-th clock rise.
Cancellation is available by CSB=" H ".
However, if write starts (CSB is rised)
In the area b , cancellation cannot be made by any means. And, by inputting on SCK clock, cancellation cannot be made.


Figure 47. WRSR cancel valid timing

Note1) If Vcc is made OFF during write execution, designated address data is not guaranteed, therefore write it once again
Note2) If CSB is rised at the same timing as that of the SCK rise, write execution / cancel becomes unstable, therefore, it is recommended to rise in SCK = "L" area. As for SCK rise, assure timing of $\mathrm{t}_{\mathrm{css}} / \mathrm{t}_{\text {cse }}$ or more.

## 4. WREN/WRDI

a : From ope code to 7-th clock rise, cancellation is available by CSB = "H".
b: Cancellation is not available 7-th clock.


Figure 48. WREN/WRDI cancel valid timing

## I/O Peripheral Circuits

In order to realize stable high speed operations, pay attention to the following input / output pin conditions.
Input pin pull up, pull down resistance
When to attach pull up, pull down resistance to EEPROM input pin, select an appropriate value for the microcontroller $V_{\text {OL }}$, $\mathrm{l}_{\mathrm{L}}$ with considering $\mathrm{V}_{\mathrm{IL}}$ characteristics of this IC.

1. Pull Up Resistance


Figure 49. Pull up resistance

$$
R_{P U} \geq \frac{V c c-V o L M}{I O L M} \cdots(1)
$$

$$
\text { VOLM } \leq \quad \text { VILM } \quad \cdots \text { (2) }
$$

Example) When $\mathrm{Vcc}=5 \mathrm{~V}, \mathrm{~V}_{\text {ILE }}=1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OLM}}=0.4 \mathrm{~V}$, I LLM $=2 \mathrm{~mA}$, from the equation (1),

$$
\begin{aligned}
& R_{P U} \geq \frac{5-0.4}{2 \times 10^{-3}} \\
& \therefore R_{P U} \geq 2.3[\mathrm{k} \Omega]
\end{aligned}
$$

With the value of Rpu to satisfy the above equation, Volm becomes 0.4 V or lower, and with $\mathrm{V}_{\text {ILE }}(=1.5 \mathrm{~V})$, the equation (2) is also satisfied.

- $\mathrm{V}_{\text {ILE }}$ :EEPROM $\mathrm{V}_{\text {IL }}$ specifications
- Volm :Microcontroller Vol specifications
- lolm :Microcontroller lol specifications

And, in order to prevent malfunction or erroneous write at power ON/OFF, be sure to make CSB pull up.
2. Pull Down Resistance


Figure 50. Pull down resistance

$$
R_{P D} \geq \frac{V \text { Vонм }}{\text { IoHM }} \quad \cdots(3)
$$

$$
\text { Volm } \leq \quad V_{\text {IHM }} \quad \cdots(4)
$$

Example) When $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}$, $\mathrm{V}_{\text {онм }}=\mathrm{V}_{\mathrm{cc}}-0.5 \mathrm{~V}$, Іонм $=0.4 \mathrm{~mA}$, $\mathrm{V}_{\mathrm{IHE}}=\mathrm{V}_{\mathrm{CC}} \times 0.7 \mathrm{~V}$, from the equation(3),

$$
\begin{aligned}
& R_{P D} \geq \frac{5-0.5}{0.4 \times 10^{-3}} \\
& \therefore R_{P D} \geq 11.3[\mathrm{k} \Omega]
\end{aligned}
$$

Further, by amplitude $\mathrm{V}_{\text {IHE }}$, $\mathrm{V}_{\text {ILE }}$ of signal input to EEPROM, operation speed changes. By inputting Vcc/GND level amplitude of signal, more stable high speed operations can be realized. On the contrary, when amplitude of $0.8 \mathrm{Vcc} /$ 0.2 Vcc is input, operation speed becomes slow. ${ }^{\text {(Note 1) }}$

In order to realize more stable high speed operation, it is recommended to make the values of $R_{\text {Pu }}, R_{\text {PD }}$ as large as possible, and make the amplitude of signal input to EEPROM close to the amplitude of Vcc / GND level.
(Note1) In this case, guaranteed value of operating timing is guaranteed.
3. SO Load Capacity Condition

Load capacity of SO output pin affects upon delay characteristic of SO output (Data output delay time, time from HOLDB to High-Z, Output rise time, Output fall time.). In order to make output delay characteristic into better, make SO load capacity small.


Figure 51. SO load capacity
4. Other cautions

Make the each wire length from the microcontroller to EEPROM input pin same length, in order to prevent setup / hold violation to EEPROM, owing to difference of wire length of each input.

## I/O Equivalence Circuit

1. Output Circuit


Figure 52. SO output equivalent circuit
2. Input Circuit


Figure 53. CSB input equivalent circuit


Figure 54. SCK input equivalent circuit


Figure 56. HOLDB input equivalent circuit


Figure 55. SI input equivalent circuit


Figure 57. WPB input equivalent circuit

## Power-Up/Down Conditions

1. At Standby

Set CSB "H", and be sure to set SCK, SI input "L" or "H". Do not input intermediate electric potantial.
2. At Power ON/OFF

When Vcc rise or fall, set CSB="H" (=Vcc).
When CSB is " $L$ ", this IC gets in input accept status (active). If power is turned on in this status, noises and the likes may cause malfunction, erroneous write or so. To prevent these, at power ON, set CSB "H". (When CSB is in "H" status, all inputs are canceled.)

## 

Figure 58. CSB timing at power ON/OFF
(Good example) CSB terminal is pulled up to Vcc.
At power OFF, take 10 ms or more before supply. If power is turned on without observing this condition, the IC internal circuit may not be reset.
(Bad example) CSB terminal is "L" at power ON/OFF.
In this case, CSB always becomes " L " (active status), and EEPROM may have malfunction or erroneous write owing to noises and the likes.
Even when CSB input is High-Z, the status becomes like this case.
3. Operating Timing after Power ON

As shown in Figure 59, at standby, when SCK is "H", even if CSB is fallen, SI status is not read at fall edge. SI status is read at SCK rise edge after fall of CSB. At standby and at power ON/OFF, set CSB "H" status.


Figure 59. Operating timing
4. At Power on Malfunction Preventing Function

This IC has a POR (Power On Reset) circuit as mistake write countermeasure. After POR action, it gets in write disable status. The POR circuit is valid only when power is ON, and does not work when power is OFF. When power is ON, if the recommended conditions of the following $t_{R}$, $\mathrm{t}_{\mathrm{ffF}}$, and $\mathrm{V}_{\text {bot }}$ are not satisfied, it may become write enable status owing to noises and the likes.


Recommended conditions of $t_{R}$, toff, $\mathrm{V}_{\text {bot }}$

| $t_{R}$ | $t_{\text {OFF }}$ | $V_{\text {bot }}$ |
| :---: | :---: | :---: |
| 10 ms or below | 10 ms or higher | 0.3 V or below |
| 100 ms or below | 10 ms or higher | 0.2 V or below |

Figure 60. Rise waveform
5. Low Voltage Malfunction Preventing Function

LVCC (Vcc-Lockout) circuit prevents data rewrite action at low power, and prevents wrong write.
At LVCC voltage (Typ $=1.2 \mathrm{~V}$ ) or below, it prevent data rewrite.

## Noise Countermeasures

1. Vcc Noise (bypass capacitor)

When noise or surge gets in the power source line, malfunction may occur, therefore, for removing these, it is recommended to attach a bypass capacitor ( $0.1 \mu \mathrm{~F}$ ) between IC Vcc and GND. At that time, attach it as close to IC as possible.
And, it is also recommended to attach a bypass capacitor between board Vcc and GND.
2. SCK Noise

When the rise time of SCK ( $\mathrm{t}_{\mathrm{RC}}$ ) is long, and a certain degree or more of noise exists, malfunction may occur owing to clock bit displacement. To avoid this, a Schmitt trigger circuit is built in SCK input. The hysteresis width of this circuit is set about 0.2 V , if noises exist at SCK input, set the noise amplitude $0.2 \mathrm{Vp}-\mathrm{p}$ or below. And it is recommended to set the rise time of SCK ( $\mathrm{t}_{\mathrm{RC}}$ ) 100 ns or below. In the case when the rise time is 100 ns or higher, take sufficient noise countermeasures. Make the clock rise, fall time as small as possible.
3. WPB Noise

During execution of write status register command, if there exist noises on WPB pin, mistake in recognition may occur and forcible cancellation may result. To avoid this, a Schmitt trigger circuit is built in WPB input. In the same manner, a Schmitt trigger circuit is built in CSB input, SI input and HOLDB input too.

## Operational Notes

1. Reverse Connection of Power Supply

Connecting the power supply in reverse polarity can damage the IC. Take precautions against reverse polarity when connecting the power supply, such as mounting an external diode between the power supply and the IC's power supply pins.
2. Power Supply Lines

Design the PCB layout pattern to provide low impedance supply lines. Separate the ground and supply lines of the digital and analog blocks to prevent noise in the ground and supply lines of the digital block from affecting the analog block. Furthermore, connect a capacitor to ground at all power supply pins. Consider the effect of temperature and aging on the capacitance value when using electrolytic capacitors.
3. Ground Voltage

Ensure that no pins are at a voltage below that of the ground pin at any time, even during transient condition.
4. Ground Wiring Pattern

When using both small-signal and large-current ground traces, the two ground traces should be routed separately but connected to a single ground at the reference point of the application board to avoid fluctuations in the small-signal ground caused by large currents. Also ensure that the ground traces of external components do not cause variations on the ground voltage. The ground lines must be as short and thick as possible to reduce line impedance.

## 5. Thermal Consideration

Should by any chance the power dissipation rating be exceeded the rise in temperature of the chip may result in deterioration of the properties of the chip. The absolute maximum rating of the Pd stated in this specification is when the IC is mounted on a $70 \mathrm{~mm} \times 70 \mathrm{~mm} \times 1.6 \mathrm{~mm}$ glass epoxy board. In case of exceeding this absolute maximum rating, increase the board size and copper area to prevent exceeding the Pd rating.
6. Recommended Operating Conditions

These conditions represent a range within which the expected characteristics of the IC can be approximately obtained. The electrical characteristics are guaranteed under the conditions of each parameter.
7. Inrush Current

When power is first supplied to the IC, it is possible that the internal logic may be unstable and inrush current may flow instantaneously due to the internal powering sequence and delays, especially if the IC has more than one power supply. Therefore, give special consideration to power coupling capacitance, power wiring, width of ground wiring, and routing of connections.
8. Operation Under Strong Electromagnetic Field

Operating the IC in the presence of a strong electromagnetic field may cause the IC to malfunction.
9. Testing on Application Boards

When testing the IC on an application board, connecting a capacitor directly to a low-impedance output pin may subject the IC to stress. Always discharge capacitors completely after each process or step. The IC's power supply should always be turned off completely before connecting or removing it from the test setup during the inspection process. To prevent damage from static discharge, ground the IC during assembly and use similar precautions during transport and storage.
10. Inter-pin Short and Mounting Errors

Ensure that the direction and position are correct when mounting the IC on the PCB. Incorrect mounting may result in damaging the IC. Avoid nearby pins being shorted to each other especially to ground, power supply and output pin. Inter-pin shorts could be due to many reasons such as metal particles, water droplets (in very humid environment) and unintentional solder bridge deposited in between pins during assembly to name a few.

## Operational Notes - continued

11. Unused Input Pins

Input pins of an IC are often connected to the gate of a MOS transistor. The gate has extremely high impedance and extremely low capacitance. If left unconnected, the electric field from the outside can easily charge it. The small charge acquired in this way is enough to produce a significant effect on the conduction through the transistor and cause unexpected operation of the IC. So unless otherwise specified, unused input pins should be connected to the power supply or ground line.
12. Regarding the Input Pin of the IC

In the construction of this IC, P-N junctions are inevitably formed creating parasitic diodes or transistors. The operation of these parasitic elements can result in mutual interference among circuits, operational faults, or physical damage. Therefore, conditions which cause these parasitic elements to operate, such as applying a voltage to an input pin lower than the ground voltage should be avoided. Furthermore, do not apply a voltage to the input pins when no power supply voltage is applied to the IC. Even if the power supply voltage is applied, make sure that the input pins have voltages within the values specified in the electrical characteristics of this IC.

## Ordering Information



Lineup

| Capacity | Package |  | Orderable Part Number |  |
| :---: | :--- | :---: | :--- | :--- |
|  | Type | Quantity |  |  |
| 1 M | SOP8 | Reel of 2500 | BR25G1MF | -3GE2 |
|  | SOP-J8 |  | BR25G1MFJ | -3GE2 |

## Physical Dimension, Tape and Reel Information

Package Name


## Physical Dimension, Tape and Reel Information



## Marking Diagrams

SOP8(TOP VIEW)


SOP-J8(TOP VIEW)


## Revision History

| Date | Revision | Changes |
| :---: | :---: | :---: |
| 13.Jun. 2014 | 001 | New Release |
| 06.Oct. 2014 | 002 | P1 Change High Speed Clock Action from up to 20 MHz (Max) to 10 MHz (Max) <br> Change Power Source Voltage (Min) from 1.6 V to 1.8 V <br> Change At Read Action (5V) : from 4.1 mA (Typ) to 2.4 mA (Typ) <br> P2 Change Memory Cell Characteristics Power Source Voltage (Min) <br> from 1.6 V to 1.8 V <br> Change Recommended Operating Ratings Power Source Voltage (Min) from 1.6 V to 1.8 V <br> P3 Change DC Characteristics <br> Change Power Source Voltage (Min) from 1.6 V to 1.8 V <br> Change Input High Voltage1 and Input Low Voltage1 Condition (Min) <br> from 1.7 V to 1.8 V <br> Delete Input High Voltage2 and Input Low Voltage2 <br> Change Output Low Voltage2 and Output High Voltage2 Condition (Min) from 1.6 V to 1.8 V <br> Change Supply Current (Write) fsck condition <br> (Icc1:5MHz to 3 MHz , Icc2:10MHz to 5 MHz , Icc3:20MHz to 10 MHz ) <br> Change Supply Current (Read) fsck condition (Icc4:5MHz to 3MHz) <br> Delete Change Supply Current (Read) Icc6 and Icc9 <br> Change Supply Current (Read) Symbol (Icc7 to Icc6, Icc8 to Icc6) <br> P4 Change AC Characteristic <br> Delete $1.6 \leq \mathrm{Vcc}<1.7 \mathrm{~V}$ condition <br> Change $1.7 \leq \mathrm{Vcc}<2.5 \mathrm{~V}$ condition <br> Change Power Source Voltage from $1.7 \leq \mathrm{Vcc}<2.5 \mathrm{~V}$ to $1.8 \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ <br> Change SCK Frequency from 5 MHz to 3 MHz <br> Change SCK High Time and SCK Low Time from 80ns to 125ns <br> Change Data Output Delay Time from 70ns to 125ns <br> Change $2.5 \leq \mathrm{Vcc}<4.5 \mathrm{~V}$ condition <br> Change Power Source Voltage from $2.5 \leq \mathrm{Vcc}<4.5 \mathrm{~V}$ to $2.5 \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ <br> Change SCK Frequency from 10 MHz to 5 MHz <br> Change SCK High Time and SCK Low Time from 40ns to 80ns <br> Change Data Output Delay Time from 40ns to 70ns <br> Change $4.5 \leq \mathrm{Vcc}<5.5 \mathrm{~V}$ condition <br> Change SCK Frequency from 20 MHz to 10 MHz <br> Change SCK High Time and SCK Low Time from 20ns to 40ns <br> Change Data Output Delay Time from 20ns to 40ns <br> P6-13 Update Graph Data <br> P18 Update Figure44, Figure46 Address from 16bit to 24bit <br> P25 Change Ordering Information Voltage (Min) from 1.6 V to 1.8 V |

## Notice

## Precaution on using ROHM Products

1. Our Products are designed and manufactured for application in ordinary electronic equipments (such as AV equipment, OA equipment, telecommunication equipment, home electronic appliances, amusement equipment, etc.). If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment ${ }^{(\text {Note } 1)}$ ), transport equipment, traffic equipment, aircraft/spacecraft, nuclear power controllers, fuel controllers, car equipment including car accessories, safety devices, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.
(Note1) Medical Equipment Classification of the Specific Applications

| JAPAN | USA | EU | CHINA |
| :---: | :---: | :---: | :---: |
| CLASSIII | CLASSIII | CLASS II b | CLASSIII |
|  |  | CLASSIII |  |

2. ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:
[a] Installation of protection circuits or other protective devices to improve system safety
[b] Installation of redundant circuits to reduce the impact of single or multiple circuit failure
3. Our Products are designed and manufactured for use under standard conditions and not under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc, prior to use, must be necessary:
[a] Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
[b] Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
[c] Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including $\mathrm{Cl}_{2}$, $\mathrm{H}_{2} \mathrm{~S}, \mathrm{NH}_{3}, \mathrm{SO}_{2}$, and $\mathrm{NO}_{2}$
[d] Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
[e] Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
[f] Sealing or coating our Products with resin or other coating materials
[g] Use of our Products without cleaning residue of flux (even if you use no-clean type fluxes, cleaning residue of flux is recommended); or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
[h] Use of the Products in places subject to dew condensation
4. The Products are not subject to radiation-proof design.
5. Please verify and confirm characteristics of the final or mounted products in using the Products.
6. In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse. is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
7. De-rate Power Dissipation (Pd) depending on Ambient temperature (Ta). When used in sealed area, confirm the actual ambient temperature.
8. Confirm that operation temperature is within the specified range described in the product specification.
9. ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

## Precaution for Mounting / Circuit board design

1. When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
2. In principle, the reflow soldering method must be used on a surface-mount products, the flow soldering method must be used on a through hole mount products. If the flow soldering method is preferred on a surface-mount products, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

## Precautions Regarding Application Examples and External Circuits

1. If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
2. You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

## Precaution for Electrostatic

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of lonizer, friction prevention and temperature / humidity control).

## Precaution for Storage / Transportation

1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
[a] the Products are exposed to sea winds or corrosive gases, including $\mathrm{Cl} 2, \mathrm{H} 2 \mathrm{~S}, \mathrm{NH} 3, \mathrm{SO} 2$, and NO 2
[b] the temperature or humidity exceeds those recommended by ROHM
[c] the Products are exposed to direct sunshine or condensation
[d] the Products are exposed to high Electrostatic
2. Even under ROHM recommended storage condition, solderability of products out of recommended storage time period may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is exceeding the recommended storage time period.
3. Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
4. Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

## Precaution for Product Label

QR code printed on ROHM Products label is for ROHM's internal use only.

## Precaution for Disposition

When disposing Products please dispose them properly using an authorized industry waste company.

## Precaution for Foreign Exchange and Foreign Trade act

Since our Products might fall under controlled goods prescribed by the applicable foreign exchange and foreign trade act, please consult with ROHM representative in case of export.

## Precaution Regarding Intellectual Property Rights

1. All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data. ROHM shall not be in any way responsible or liable for infringement of any intellectual property rights or other damages arising from use of such information or data.:
2. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the information contained in this document.

## Other Precaution

1. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
2. The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
3. In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
4. The proper names of companies or products described in this document are trademarks or registered trademarks of ROHM, its affiliated companies or third parties.

## General Precaution

1. Before you use our Products, you are requested to care fully read this document and fully understand its contents. ROHM shall not be in an y way responsible or liable for failure, malfunction or accident arising from the use of a ny ROHM's Products against warning, caution or note contained in this document.
2. All information contained in this docume nt is current as of the issuing date and subj ect to change without any prior notice. Before purchasing or using ROHM's Products, please confirm the la test information with a ROHM sale s representative.
3. The information contained in this document is provided on an "as is" basis and ROHM does not warrant that all information contained in this document is accurate an d/or error-free. ROHM shall not be in an y way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.
